TSMC Partners with ASML and Imec to Advance 2D Chip Mass Production
Taylor Wilson
TSMC, ASML, and Imec are co-developing 2D semiconductor manufacturing equipment in southern Taiwan, targeting mass production within five years — if successful, Moore's Law could extend four more generations, making Taiwan the first region to fabricate advanced chips with 2D materials.
What are 2D materials, and why switch now?
Conventional silicon transistors are approaching physical limits — shrink them further and current leaks through walls it should not cross, a problem called quantum tunneling.
2D materials — compounds only one atom thick, such as MoS₂ and WSe₂ — can replace silicon as the transistor channel. In plain terms = swap the channel from a block of silicon to an atom-thin film; electrons are confined to that sheet, travel more predictably, and leak far less.
This means → if silicon channels give way to 2D materials, Moore's Law could theoretically run for four more technology generations. The runway for chip performance gains is far from over.
What are the three heavyweights doing in southern Taiwan?
TSMC, ASML, and Imec — a Belgian semiconductor research institute — are jointly developing manufacturing equipment for 2D materials at a site in southern Taiwan.
Lin Yu-wei, adjunct professor at National Tsing Hua University, says the technology should see substantive progress within two to three years; TSMC could reach mass production within five years.
This means → the project has moved past the lab-paper stage. Three of the world's top semiconductor organizations are already engineering how to manufacture at scale — the direction is set; what remains is execution.
What makes mass production so hard?
Large-area uniformity: an atom-thin film must coat an entire wafer with near-perfect flatness. Any wrinkle or defect causes transistor-to-transistor performance variation.
Contact resistance and power loss: because the material is so thin, the "interface" where current enters and exits creates extra resistance, slowing switching speed and wasting energy.
Environmental interference: thermal effects during packaging and mechanical stress from adjacent materials distort electron transport. In plain terms = the material itself is excellent, but making it work reliably in a real factory — step after step — is the hard part.
What does the latest research breakthrough show?
On May 25, 2026, *Nature Photonics* published joint work by Vincent Tung of the University of Tokyo and Lu Yu-rong of Academia Sinica: depositing a thin TMD layer — WS₂ or MoS₂ — onto silicon confines electron movement and improves carrier-transport precision while cutting power consumption.
This means → the academic front is tackling the core question — how to make 2D materials perform well on silicon — providing foundational validation for TSMC's production roadmap.
This reflects an accelerating relay from lab to fab: research answers "can it be done?"; TSMC answers "can it be done at scale?"
What is the investment threshold and the commercialization test?
Replacing silicon with 2D materials in advanced manufacturing requires investment of at least $7 billion.
TSMC is not only advancing device development but also building out large-area, high-quality 2D material growth techniques and integration pathways with its existing silicon production lines.
This means → the ultimate validation checkpoint is singular: can unit costs fall to a commercially viable level? The technology route is chosen; whether it succeeds depends on the cost curve.
Content is for reference only, not financial advice.